Search-data word to the soft-error rate (SER) 
MLSA
with a modified matchline sensing scheme. The result is a CAM SLO SLo L1 SE1 SL2 SL2 LSL * (n-k) Parity Bits design that reduces the SER with no increase in delay or power dissipation, and with only a 12% increase in area. Fig. 1 . Simplified block diagram of the proposed CAM using error-correcting match with three words. Each word has three data bits and one parity bit.
I. INTRODUCTION
Content-addressable memories (CAMs) are SRAM memories enhanced with comparison transistors that enable searching a in the amount of time it takes to refresh all entries in the word across all memory contents in a single clock cycle [1] CAM. One problem with this approach is that single-event A CAM returns the location of the input word, effectively upsets (SEUs) that happen before a word is overwritten lead performing a table lookup operation. The table lookup operation to incorrect operation in the CAM. Furthermore the additional speeds up a variety of lookup-intensive applications, but the eDRAM block has a high area overhead. most pervasive use of CAM today is in routers for the purposes Fig. 1 shows a simplified block diagram of our proposed of packet forwarding and classification [2] . F The bit storage in CAMs uses SRAM cells, which are error-correcting-match scheme that tolerates soft errors in susceptible to soft errors caused primarily by alpha-particle and CAMs. The input search-data word is fed into a parity encoder neutron radiation [3] . In an SRAM memory, the soft-error rate that outputs the search data along with generated parity bits (SER) is reduced to an acceptable level by using error-control as the search codeword into the CAM. To tolerate single-bit coding (ECC). Redundant bits are added to each memory errors, we modify the matchline sense amplifier (MLSA) so word that are used by error-correction circuitry to correct any that words that either match exactly or have a single-bit miss bit errors during the read operation. ECC techniques are not constitute a successful search, while all other cases constitute immediately applicable to CAMs because they typically depend an unsuccessful search. The new scheme reduces the SER with on processing the full contents of the memory word outside no increase in delay or power; the main cost of our scheme is the array. This is not possible in a normal CAM access as all due to the increased silicon area for the parity bits. memory words are searched simultaneously.
The remainder of this paper proceeds as follows. Section II One method for avoiding soft errors in CAMs is to use reviews CAM basics and describes the conventional current-DRAM cells, which have high soft-error immunity, as the race matchline (ML) scheme. Section III describes the errorstorage instead of SRAM cells [4] . Using DRAM cells, however, correcting code used and how we maintain correct operation in results in increased design complexity and fabrication costs. a CAM in the presence of SEUs using an error-correcting ML Another method for reducing the SER in CAM implements an scheme. Section IV presents simulation results in a 0.18 Mm embedded DRAM (eDRAM) block alongside an SRAM-based CMOS process that verify the error-correcting match scheme CAM [5] ; the eDRAM block, which includes ECC circuitry, operates correctly. Section V discusses the extension of this is used to continuously write correct data into the CAM. Thus, scheme to allow for correct operation under multiple bit upsets in the worst case, any soft error in the CAM is overwritten and Section VI concludes the paper. Since we redefine the nature of a match for our proposed scheme, we use the term successful search for the remainder We describe the operation of a CAM using Fig. 1 . A CAM of the paper to define the cases where the input word matches search operation consists of the three phases of data broadcast, the stored word, and the term unsuccessful search to define word comparison, and ML encoding. The data broadcast the cases where the input word mismatches the stored word. each CAM cell compares its SL bit to the stored bit. If at least the number of parity bits), and d is the minimum distance.. one cell in a word has a mismatch (or miss) between its SL bit By obtaining a code with a distance of four, words that differ and its stored bit, there will be a path from the ML to ground by one bit will have stored codewords that differ by four bits.
(CAM cell details shown in Fig. 2 ). On the other hand, if all This difference allows matches and misses to be distinguished cells in a word match, there is no path from the ML to ground. even in the presence of soft errors because a matching word
The MLSA detects the state of the matchline (match or miss) with a 1-bit upset will become a 1-bit miss in the worst case; and outputs a logic high for a match and a logic low for a a 1-bit miss is a successful search in our scheme. Similarly, miss. Finally, the ML encoder maps the MLSA outputs to a a mismatched word with a 1-bit upset will result in a 3-bit binary-encoded match result. Overall, a CAM implements the miss in the worst case. A 3-bit miss is a unsuccessful search function of a table-lookup in a single clock cycle operation. in our scheme. result in a code that requires, at worst, a logical XOR of 25 about 30 pA in the conventional scheme to about 55 pA in our bits to generate each of the 9 parity bits. The 25-input XOR error-correcting-match scheme. Second, we lower the voltagegate was implemented by cascading five levels of two-input swing of the SLs so that the effective pulldown resistance of XOR gates. the CAM cell increases. (due to the lower gate voltage on transistor MLSi in Fig. 2 ). C.*Matchline Sense Amplifier Fig. 5 shows that the difference in resistance between a 1-bit
Figs. 3 and 4 summarize the operation of the conventional miss and a 3-bit miss grows from 3.9 kQ (5.5 kQ -1.6 kQ) in current-race scheme using two figures. Fig. 3 depicts simplified the conventional scheme to 6.2 kQ (8.3 kQ -2.1 kQ) in our circuit models for the ML for three cases: a match, a 1-bit error-correcting-match scheme. This increased difference in miss, and a 3-bit miss. Fig. 3 shows that for the match case resistance between a 1-bit miss and a 3-bit miss, by almost the matchline is modeled as a capacitor, CML, composed of 60%, increases the available sense margin. The decrease in the the ML parasitic wire capacitance and the drain capacitance of SL voltage swing has the added benefit of reducing SL power the CAM cell transistors. For the 1-bit miss case, the ML is consumption. Since we increase the power consumption of the modeled as the capacitor, CML, in parallel with the CAM cell MLs by increasing the IML current, we use the decrease in pulldown resistance of 5.5 kQ. The 3-bit miss case is the same SL power to maintain the same overall power consumption as as the 1-bit miss, but the pulldown resistance is decreased to a conventional CAM. 1.6 kQ due to the extra CAM cell paths. Fig. 4 plots how the ML charges over time for five different cases: match case, 1-bit IV. SIMULATION RESULTS miss, 2-bit miss, 3-bit miss, and 4-bit miss. We see that only
For both the conventional CAM and the error-correctingthe match case crosses the MLSA threshold and thus it is the match CAM, we simulate a 512 x 72 CAM block in a 0.18 Mim only case that results in a successful match. CMOS process using a 1.8 V supply voltage. The schematic Figs. 5 and 6 summarize the operation of our proposed was annotated with extracted parasitics using a typical CAM error-correcting-match scheme that modifies the current-race cell area [9] . We designed the error-correcting match CAM to method. Fig. 5 shows that in our scheme both the match case have the same power consumption and speed of operation as and the 1-bit miss case result in a successful search. A 3-bit the conventional CAM using the current-race sensing scheme. miss or higher is considered an unsuccessful search. For the Since our modified MLSA consumes more power than the purpose of this paper, we correct at most a single-bit upset, current-race scheme, we save power by reducing the voltageso 2-bit misses are not possible since we use a code with a swing of the SLs from 1.8 V to 1.0 V. minimum Hamming distance of four. Section V examines how Fig. 7 is a bar graph that plots the energy for both the to extend this scheme to account for multiple bit errors.
conventional current-race CAM and our error-correcting CAM. Fig. 6 plots how the ML charges over time for five different The energy is reported in the units of fJ/bit/search and is divided cases: match case, 1-bit miss, 2-bit miss, 3-bit miss, 4-bit miss, into the ML and SL energy components. The error-correcting-5-bit miss. Both the match case and the 1-bit miss cross the match scheme increases the ML energy from 3.80 fJbit/search V,, threshold of the MLSA and therefore result in a successful to 6.09 fJ/bit/search, but this energy cost is recovered by search. To force the 1-bit miss to cross the threshold and to reducing the SL swing and saving 2.30 fJlbit/search SL energy. increase the margin between an 1-bit miss and a 3-bit miss, We assume that the lower SL voltage is generated from the we make two modifications to the current-race scheme. First, 1.8 V supply and thus the energy savings is directly proportional the magnitude of the current source IML is increased from to the reduction in swing. Fig. 8 . Waveform plot of a single-cycle search operation in the error-correctingfrom a switching power supply, the SL energy savings would match scheme. increase to 3.47 fJ/bit/search. Fig. 8 shows the simulated timing waveforms for a single-VI. CONCLUSION cycle search operation in the error-correcting-match scheme.
This paper presented an error-correcting-match scheme for The cycle begins by pulsing the pre signal and driving the SL CAMs that is tolerant to bit errors in the stored contents. The signal to the CAM cell. Once precharge is complete, the en scheme adds parity bits to each word and modifies the MLSA signal initiates the ML sensing by connecting the IML current so that matches and 1-bit misses constitute a successful search, source to the ML. The diagram shows the five different ML and all other cases constitute an unsuccessful search. We modify cases, labeled as MLn, where n represents the number of bits the current-race ML scheme to create our error-correcting ML that miss in the word. A replica ML that is programmed to scheme. Our design also reduces the SL voltage swing to have a 1-bit miss controls the shut-off of the en signal. The increase the difference in ML pulldown resistance between a storage bits in the replica ML are immune to soft errors because l-bit miss and a 3-bit miss. Reducing the SL swing additionally they are forced to the appropriate values by connecting their reduces the power consumed by the SLs, compensating for the storage nodes to the power supply or to ground. The encoder increased power consumption due to the error-correcting MLSA.
delay of 1.0Fns is less than the CAM minimum clock cycle The error-correcting-match scheme adds an area overhead of time and thus encoding can be performed in a pipeline stage only 12% to correct 1-bit SBUs in CAMs. before the search. The encoder consumes 112fJ/search, which is equivalent to the power consumption of 120 bits in the CAM ACKNOWLEDGMENT array; thus the encoder adds only 0.3% energy overhead to our 
